INTRODUCTION
To realize thin layers for electronic components, the most widely used technique is chemical vapor deposition (CVD) . From a general point of view, a C V D reactor always appears, more or less, as an enclosure in which convenient gases are put into contact with hot substrates.
Two kinds of CVD reactors are commonly used LO deposit thin layers from reactive gaseous sources : the hot-wall reactor and the cold-wail reactors. The most interesting type for an economical analysis is the hot wall reactor because this geometry presents the highest capacity with more than one hundred wafers and constitutes the more often used apparatus in the microelectronics industries.
Many kinds of thin layers are elaborated in this type of equipment : pure polysilicon, i n situ boron doped polysilicon, in situ phosphorus doped polysilicon, semi insulating polysilicon and silicon nitride. TO develop a first economical analysis of CVD process, we have chosen the simplest case of pure polysiIicon deposition.
In this paper, the model used to represent the phenomena involved in a CVD reactor during pure polysilicon deposition is firstly prcsented. In the second part, the different costs involved in a CVD operation are estimated and an economical criterion is defined. Lastly, an economical analysis of a CVD process is made and the main costs are put in evidence. An economical optimization is then realized.
INDUSTRIAL PROCESS MODELING
A complete CVD operation is not limited to the deposition phase (figure 1). it also includes preliminary steps (wafer loading, gas pumping, telnperature stabilization) and final steps (bleeding, get buck to atmospheric pressure, unloading). All these different steps have been considered to estimate the global cost of a CVD operation. But, except for deposition step, they have been all taken as constan1 periods and only the energy and the gas consumed during these steps have been estimated.
For the deposition step, geometry parameters and operating conditions are taken into account to estimate the silicon g r o w~h rate on each wafer, by using the C V D l [ I ] model described below. A schematic view of the hot-wall tubular reactor is proposed in figure 2 and the main characteristics of reactor Geometry are collected in table 1.
Article published online by EDP Sciences and available at http://dx.doi.org/10.1051/jphyscol:1995538 4 From a modeling point of view, in such a reactor, the substrates temperature can be considered to be imposed by the three zone furnace and even if independent of the operating parameters. Such a situation remains relatively simple, inasmuch no thermal phenomena have to be taken into account [1,2], and only the mass transport problem has to be solved.
For pure polysilicon deposition from silane, the overall stoichiometry of the reaction can be expressed as follows:
Experimental studies and previous modeling works [1, 3] have clearly demonstrated t h a~ the deposil does not present noticeable radial non uniformities due to the fact that surface reactions are the ratecontrolling factor of a convenient LPCVD regime, so it is not nesessary to take into account the radial variation of the concentrations. As a consequence, the concentrations of the gaseous species can be considered uniform in every interwafer space. This explain why the LPCVD reactor has been considered as a series of continuously stirred tank reactor (CSTR), in which the gases are perfectly mixed, each reactor or cell being constituted by an interwafer space (figure 3), the corresponding internal wall of the tube and by the corresponding part of internal elements (wafer supporrts). In each cell, silane consumption by reaction (1) results in silicon deposition on three places: on the tube wall, on the wafer carrier boat and on the wafer surface, the total surface is noted ST. The equations describing the behaviour of the gas phase in the ith cell are the following :
-Mass conversion of the jth species :
-Molar fraction definitions :
-Kinetic equations (consumptions) :
Several expressions for the polysilicon growth rate are available in the literature, the expession most frequently considered being that established by Wilke et a1 141.
With the corresponding rate contarits :
This equation allows the calculation of the production or consumption terms for every species, the complete algebraic system is solved by an iterative method and the growth rate evolution along the wafer boat is calculated.
COST ESTIMATION AND CRITERION DEFINITION
The first step of this economical analysis has been devoted to an estimate of the various costs involved in a complete CVD operation. Three kinds of costs have been distinguished : -constant costs which are independent of functioning conditions and of yearly production. They consist in equipment amortization estimated by the straight line method (CAM) on five years and clean room cost which is proportional to occupied surface area (CEMP)
Semi-variable costs which are independent of the operating conditions hut dependent on the operation number per year (Ncycle). They are constituted by quartz costs (reactors tube, tl~e~mocouple tubt, wafer boat) and preventive maintenance costs (cleaning of quartz tube, supplies and corresponding labor costs). To establish these expressions, the quartz and preventive maintenance costs have been sumed on a year. The quartz cost, supposed to be directly proportional to the cycle number, has then been reduced to2 cost per year. On the contrary, the preventive maintenance costs are not directly proportional to the cycle number, because preventive maintenance is realized systematically every twenty cycles with a constant cost per intervention.
Csemi-var iahle = Cquartz + Crna int -Variable costs depending directly on operating conditions, including labor (CMD), energy (CEN), gas consumption (CG) and non satist'actory wafers. The labor costs involve the human intervention on [he one hand for wafer loading and unloading which are proportional to the wafer number, and on the othel hand, for the process supervision which is only proportional to the cycle number. The energy cost is proportional to the heating power (temperature dependent), the heating time (remained constant) and the k w h cost. For gas consumption three different contributions have been distinguished corresponding to three different states (loading and unloading (CGl), pressure changes (CG2) and deposition (CG3). In all cases, the cost is proportional to the total gas flow used for each step, the step duration, the gases cost and the cycle number. Finally, the economical criterion has been defined as the summation of the different costs detailed above, divided by the yearly production of convenient -wafers.
To illustrate the present study, a particular CVD unit has been chosen in a microelectronic indusuy plant. , 411 the costs have been estimated as follows : al=45; a2=910; a3=O.O(K)3 1; %=0.6 . These values are very specific of the CVD unit chosen and can be very different from one unit to an another, from one plant to another, from one country to another, hut the technical-economical analysis and it$ usefulnes to optimize a process are general.
OPTIMIZATION PROCEDURE
The economical criterion previously defined has been minimized by using a commercial code of IMSL library called subroutine D20NF. Some constraints have been applied to the operating variables to maintain them in LPCVD conditions commonly used for undoped polysilicon deposition : pressure between 0.1 and 1.0 TOIT, temperature between 823.0 and 923.0 K, total gas fow rate between 50.0 and 1000.0 sccm and deposition timc between 5.0 and 180.0 minutes. For the temperature profile along the wafer boat, three cases have been studied : a constant profile, a linear profile with a positive slope limited to 10 K, and a free linear profile without I~mitation. These contraints on operating pasameters insure a polycrystalline silicon deposit without powder formation in the gas phase, according to the expe~imental studies reported in the literature [5] .
From a technical point of view, another contrainst has been added to distinguish conyenicnt wafers from otlicrs. For a satisfaying waSer, the layer thickness must be hetween 57(K) A and 6300 A.
In the second case, the rest~iction of the thc~mal gradient along the wafer boat to 10 K, ensures the silicon layers to present nearly the same crystalline structure and so electrical properties.
RESULTS AND DISCUSSIONS
For the three differcnt types of thel-ma1 profile along the wafer boat, the economical c~iterion has been minimized considering that the total yearly production of convenient wafers is free, and that numher of operation per year is deduced by dividing the total time allowable in one year by the time needed for a CVD operation. The different parameter values obtained Sor the optimum criterion are collected in tahle 2. The detail of the different costs arc also summlui/.cd in table 3.
The first interesting result is that in all cases, the optimum pressure value is the upper boundary value 1 Torr imposed for opcrati~ig pressur~. It means that a high pressure is suitable from a kinetic point of view .
The optimum values ohtaincd ibs tile other vu~iablcs have been Sound to be inte~mcdiatc belwecn the lower and upper limits selected.
If we compare now the diffcl-ent kinds of cost, for example in the case of an isotlier~nal operation, we can note that the mgjor c o s~s a]-c the equipment amortization (26%). lahor (18%) and [pas consumption (32%). As a first concluding remark. the reduction of gas consumption can he considered as thc lirst way of the total cost reduction (figure 4).
When a temperature profile is possihle for CVD operation, in the two different cascs studied. the criterion is drastically reduced (more thari 15%)). This result can be firstly surprising if we orlly consider that the mean temperat~11.i: has hccn increased of 15 K ( figure 5 ) . increasing also the partial cost of energy, but in the same timc, the deposition time has heen stl-ongly reduced. IS we look at the evolution of the sillcon layer along the wuScr boat i l l~~t r a t c d by tigulw 6 , we can obscrvc that the continuous dccrcasc of thc thickness for isotherm:ll cusc is no longer valid for tlier~nal profile cases. Tlie natural depletion of silanc along the wafer bout is 1,alanci.d hy a n incl. at the end of load. For nearly same values of total gas flow rate for cases 1 and 2, the deposition time is drastically reduced traducing a better use of the silane gas flow rate. So the number of CVD operations is increased (3132 to 3723) and the yearly production also. If we consider now the non isotermal cases, some small changes appear. As previously, the criterion value is reduced by a reduction of the deposition time and by a better use of total silane flow rate but the number of CVD operations is slightly changed (from 3723 to 3758). On the contrary the corresponding needed gradient of temperature is enough high (15 K), conducing us to prefer the second case to maintain nearly the some cristalline structures for all thin layers deposited. 
CONCLUSION
In this paper, a first economical analysis has been made to estimate the total cost of a CVD operation. Among the various costs taken into account, the main costs for polysilicon deposition as equipment amortization and gases consumption have been put in evidence. To reduce the partial costs linked to gases consumption, a technical and economical optimization of the hot wall reactor functioning has been made by using CVD1 model. For a free yearly production, an important reduction of total cost has been obtained by using a temperature profile along the wafer boat. The better employment of the total gas flow rate of silane by a temperature increase along the wafer boat, reduces the time deposition and allows to treat a large number of wafers per year.
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